

## STM32F101xF STM32F101xG

# XL-density access line, ARM-based 32-bit MCU with 768 KB to 1 MB Flash, 15 timers, 1 ADC and 10 communication interfaces

Data brief

## Features

- Core: ARM 32-bit Cortex<sup>™</sup>-M3 CPU with MPU
  - 36 MHz maximum frequency,
     1.25 DMIPS/MHz (Dhrystone 2.1)
     performance
  - Single-cycle multiplication and hardware division
- Memories
  - 768 Kbytes to 1 Mbyte of Flash memory (dual bank with read-while-write capability)
  - 80 Kbytes of SRAM
  - Flexible static memory controller with 4 Chip Select. Supports Compact Flash, SRAM, PSRAM, NOR and NAND memories
  - LCD parallel interface, 8080/6800 modes
- Clock, reset and supply management
  - 2.0 to 3.6 V application supply and I/Os
  - POR, PDR, and programmable voltage detector (PVD)
  - 4-to-16 MHz crystal oscillator
  - Internal 8 MHz factory-trimmed RC
  - Internal 40 kHz RC with calibration capability
  - 32 kHz oscillator for RTC with calibration
- Low power
  - Sleep, Stop and Standby modes
  - V<sub>BAT</sub> supply for RTC and backup registers
- 1 x 12-bit, 1 µs A/D converters (up to 16 channels)
  - Conversion range: 0 to 3.6 V
  - Temperature sensor
- 2 × 12-bit D/A converters
- DMA
  - 12-channel DMA controller
  - Peripherals supported: timers, ADC, DAC, SPIs, I<sup>2</sup>Cs and USARTs
- Up to 112 fast I/O ports

```
March 2010
```





- 51/80/112 I/Os, all mappable on 16 external interrupt vectors and almost all 5 V-tolerant
- Debug mode
  - Serial wire debug (SWD) & JTAG interfaces
  - Cortex-M3 Embedded Trace Macrocell™
- Up to 15 timers
  - Up to ten 16-bit timers, with up to 4 IC/OC/PWM or pulse counters
  - 2 × watchdog timers (Independent and Window)
  - SysTick timer: a 24-bit downcounter
  - $2 \times 16$ -bit basic timers to drive the DAC
- Up to 10 communication interfaces
  - Up to 2 x I<sup>2</sup>C interfaces (SMBus/PMBus)
  - Up to 5 USARTs (ISO 7816 interface, LIN, IrDA capability, modem control)
  - Up to 3 SPIs (18 Mbit/s)
- CRC calculation unit, 96-bit unique ID
- ECOPACK<sup>®</sup> packages

## Table 1. Device summary

| Reference   | Part number                            |
|-------------|--|
| STM32F101xF | STM32F101RF STM32F101VF<br>STM32F101ZF |
| STM32F101xG | STM32F101RG STM32F101VG<br>STM32F101ZG |

## Contents

| 1 | Intro | duction  | 6  |
|---|-------|----------|--|
| 2 | Desc  | cription |  |
|   | 2.1   | Device   | overview   |
|   | 2.2   | Full co  | mpatibility throughout the family  |
|   | 2.3   | Overvi   | ew   |
|   |       | 2.3.1    | ARM <sup>®</sup> Cortex <sup>TM</sup> -M3 core with embedded Flash and SRAM $\ldots \ldots 12$ |
|   |       | 2.3.2    | Memory protection unit   |
|   |       | 2.3.3    | Embedded Flash memory12  |
|   |       | 2.3.4    | CRC (cyclic redundancy check) calculation unit   |
|   |       | 2.3.5    | Embedded SRAM13  |
|   |       | 2.3.6    | FSMC (flexible static memory controller)   |
|   |       | 2.3.7    | LCD parallel interface   |
|   |       | 2.3.8    | Nested vectored interrupt controller (NVIC)  |
|   |       | 2.3.9    | External interrupt/event controller (EXTI)   |
|   |       | 2.3.10   | Clocks and startup   |
|   |       | 2.3.11   | Boot modes   |
|   |       | 2.3.12   | Power supply schemes14   |
|   |       | 2.3.13   | Power supply supervisor14  |
|   |       | 2.3.14   | Voltage regulator  |
|   |       | 2.3.15   | Low-power modes  |
|   |       | 2.3.16   | DMA  |
|   |       | 2.3.17   | RTC (real-time clock) and backup registers   |
|   |       | 2.3.18   | Timers and watchdogs   |
|   |       | 2.3.19   | I <sup>2</sup> C bus   |
|   |       | 2.3.20   | Universal synchronous/asynchronous receiver transmitters (USARTs) 18                           |
|   |       | 2.3.21   | Serial peripheral interface (SPI) 18   |
|   |       | 2.3.22   | GPIOs (general-purpose inputs/outputs)   |
|   |       | 2.3.23   | ADC (analog to digital converter) 18   |
|   |       | 2.3.24   | DAC (digital-to-analog converter) 19   |
|   |       | 2.3.25   | Temperature sensor   |
|   |       | 2.3.26   | Serial wire JTAG debug port (SWJ-DP)   |
|   |       | 2.3.27   | Embedded Trace Macrocell™19  |



| 3 | Pinouts and pin descriptions 20 |          |   |  |  |  |  |  |  |  |  |
|---|---------------------------------|----------|---|--|--|--|--|--|--|--|--|
| 4 | Memory mapping                  |          |   |  |  |  |  |  |  |  |  |
| 5 | Packa                           | ige char | acteristics   |  |  |  |  |  |  |  |  |
|   | 5.1                             | Package  | e mechanical data   |  |  |  |  |  |  |  |  |
|   | 5.2                             | Thermal  | characteristics   |  |  |  |  |  |  |  |  |
|   |                                 | 5.2.1    | Reference document  |  |  |  |  |  |  |  |  |
|   |                                 | 5.2.2    | Evaluating the maximum junction temperature for an application 36 |  |  |  |  |  |  |  |  |
| 6 | Part n                          | umberi   | ng  |  |  |  |  |  |  |  |  |
| 7 | Revis                           | ion hist | ory   |  |  |  |  |  |  |  |  |



## List of tables

| Table 1   | Device summary  |
|-----------|---|
| Table 7   | STM32E101vE and STM32E101vG features and peripheral counts                  |
| Table 2.  | STM22E101vv family 11   |
| Table 3.  | STM22E101vE and STM22E101vC timer feature comparison                        |
| Table 4.  | STM32F101xF and STM32F101xG lime realule companison                         |
| Table 5.  |   |
| Table 7   | CED144, 00 x 00 mm, 144 nin thin guid flat neckogo mechanical data          |
| Table 7.  | LQFP144, 20 X 20 mm, 144-pin thin quad hat package mechanical data          |
| Table 8.  | LQPF100 – 14 x 14 mm, 100-pin low-profile quad flat package mechanical data |
| Table 9.  | LQFP64 – 10 x 10 mm, 64 pin low-profile quad flat package mechanical data   |
| Table 10. | Package thermal characteristics   |
| Table 11. | STM32F101xF and STM32F101xG ordering information scheme                     |





## List of figures

| Figure 1.  | STM32F101xF and STM32F101xG access line block diagram               | 9  |
|------------|---|----|
| Figure 2.  | Clock tree  | 10 |
| Figure 3.  | STM32F101xF and STM32F101xG access line LQFP144 pinout              | 20 |
| Figure 4.  | STM32F101xF and STM32F101xG LQFP100 pinout                          | 21 |
| Figure 5.  | STM32F101xF and STM32F101xG LQFP64 pinout                           |    |
| Figure 6.  | Memory map  | 30 |
| Figure 7.  | LQFP144, 20 x 20 mm, 144-pin thin quad flat                         |    |
|            | package outline   | 32 |
| Figure 8.  | Recommended footprint <sup>(1)</sup>                                | 32 |
| Figure 9.  | LQFP100 – 14 x 14 mm, 100-pin low-profile quad flat package outline | 33 |
| Figure 10. | Recommended footprint <sup>(1)</sup>                                |    |
| Figure 11. | LQFP64 – 10 x 10 mm, 64 pin low-profile quad flat package outline   | 34 |
| Figure 12. | Recommended footprint <sup>(1)</sup>                                | 34 |
| Figure 13. | LQFP64 P <sub>D</sub> max vs. T <sub>A</sub>                        | 36 |
|            |   |    |



## 1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F101xF and STM32F101xG XL-density access line microcontrollers. For more details on the whole STMicroelectronics STM32F101xx family, please refer to *Section 2.2: Full compatibility throughout the family*.

The XL-density STM32F101xx datasheet should be read in conjunction with the STM32F10xxx reference manual.

For information on programming, erasing and protection of the internal Flash memory please refer to the *STM32F10xxx Flash programming manual*. The reference and Flash programming manuals are both available from the STMicroelectronics website www.st.com.

For information on the Cortex<sup>™</sup>-M3 core please refer to the Cortex<sup>™</sup>-M3 Technical Reference Manual, available from the www.arm.com website at the following address: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0337e/.





## 2 Description

The STM32F101xF and STM32F101xG access line family incorporates the highperformance ARM<sup>®</sup> Cortex<sup>™</sup>-M3 32-bit RISC core operating at a 36 MHz frequency, highspeed embedded memories (Flash memory up to 1 Mbyte and SRAM of 80 Kbytes), and an extensive range of enhanced I/Os and peripherals connected to two APB buses. All devices offer one 12-bit ADC, ten general-purpose 16-bit timers, as well as standard and advanced communication interfaces: up to two I<sup>2</sup>Cs, three SPIs and five USARTs.

The STM32F101xx XL-density access line family operates in the –40 to +85 °C temperature range, from a 2.0 to 3.6 V power supply. A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F101xx XL-density access line family offers devices in 3 different package types: from 64 pins to 144 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.

These features make the STM32F101xx XL-density access line microcontroller family suitable for a wide range of applications:

- Medical and handheld equipment
- PC peripherals gaming and GPS platforms
- Industrial applications, PLC, printers, and scanners
- Alarm systems, video intercom, power meters, video intercom

Figure 1 shows the general block diagram of the device family.



## 2.1 Device overview

| Perip             | oherals  | STM32    | =101Rx | STM32F101Vx |                    | STM32F101Zx |      |  |
|-------------------|--|----------|--------|-------------|--------------------|-------------|------|--|
| Flash memory      |  | 768 KB   | 1 MB   | 768 KB      | 1 MB               | 768 KB      | 1 MB |  |
| SRAM in Kbytes    |  | 8        | 0      | 8           | 0                  | 8           | C    |  |
| FSMC              |  | N        | 0      | Ye          | es                 | Ye          | s    |  |
| Timoro            | General-purpose  |          |        | 1           | 0                  |             |      |  |
| Timers            | Basic  |          |        | 2           | 2                  |             |      |  |
|                   | SPI  |          |        | 3           | 3                  |             |      |  |
| Communication     | l <sup>2</sup> C   |          |        | 2           |                    |             |      |  |
|                   | USART  | 5        |        |             |                    |             |      |  |
| GPIOs             |  | 51       |        | 80          |                    | 112         |      |  |
| 12-bit ADC        |  | 2        |        | 2           |                    | 2           |      |  |
| Number of chanr   | nels   | 16 16 16 |        |             |                    |             | 6    |  |
| 12-bit DAC        |  | 2        |        |             |                    |             |      |  |
| Number of chanr   | nels   | 2        |        |             |                    |             |      |  |
| CPU frequency     |  | 36 MHz   |        |             |                    |             |      |  |
| Operating voltage | 2.0 to 3.6 V   |          |        |             |                    |             |      |  |
| Operating tempe   | Ambient temperature: -40 to +85 °C<br>Junction temperature: -40 to +105 °C |          |        |             |                    |             |      |  |
| Package           |  | LQF      | P64    | LQFP        | 100 <sup>(1)</sup> | LQFF        | P144 |  |

#### Table 2. STM32F101xF and STM32F101xG features and peripheral counts

For the LQFP100 package, only FSMC Bank1 and Bank2 are available. Bank1 can only support a
multiplexed NOR/PSRAM memory using the NE1 Chip Select. Bank2 can only support a 16- or 8-bit NAND
Flash memory using the NCE2 Chip Select. The interrupt line cannot be used since Port G is not available
in this package.





Figure 1. STM32F101xF and STM32F101xG access line block diagram

1.  $T_A = -40$  °C to +85 °C (junction temperature up to 105 °C).

2. AF = alternate function on I/O port pin.





Figure 2. Clock tree

1. When the HSI is used as a PLL clock input, the maximum system clock frequency that can be achieved is 36 MHz.

2. To have an ADC conversion time of 1  $\mu s,$  APB2 must be at 14 MHz or 28 MHz.



## 2.2 Full compatibility throughout the family

The STM32F101xx is a complete family whose members are fully pin-to-pin, software and feature compatible. In the reference manual, the STM32F101x4 and STM32F101x6 are identified as low-density devices, the STM32F101x8 and STM32F101xB are referred to as medium-density devices, the STM32F101xC, STM32F101xD, STM32F101xE are referred to as high-density devices, and the STM32F101xF and STM32F101xG are referred to as XL-density devices.

Low-, high-density and XL-density devices are an extension of the STM32F101x8/B medium-density devices, they are specified in the STM32F101x4/6, STM32F101xC/D/E and STM32F101xF/G datasheets, respectively.

Low-density devices feature lower Flash memory and RAM capacities, less timers and peripherals. High-density devices have higher Flash memory and RAM densities, and additional peripherals like FSMC and DAC. XL-density devices bring greater Flash and RAM capacities, and more features, namely an MPU, a higher number of timers and a dual bank Flash memory, while remaining fully compatible with the other members of the family.

The STM32F101x4, STM32F101x6, STM32F101xC, STM32F101xD, STM32F101xE, STM32F101xF and STM32F101xG are a drop-in replacement for the STM32F101x8/B devices, allowing the user to try different memory densities and providing a greater degree of freedom during the development cycle.

Moreover, the STM32F101xx access line family is fully compatible with all existing STM32F103xx performance line and STM32F102xx USB access line devices.

|        |   | Memory size |  |   |   |   |                            |  |              |  |  |  |  |
|--------|---|-------------|--|---|---|---|----------------------------|--|--------------|--|--|--|--|
| Pinout | Low-densi   | ity devices | Medium-density devices                                   |   | High-density devices                      |   |                            | XL-density devices   |              |  |  |  |  |
|        | 16 KB 32 KB<br>Flash Flash <sup>(1)</sup>               |             | 64 KB 128 KB<br>Flash Flash                              |   | 256 KB 384 KB 512 KB<br>Flash Flash Flash |   | 768 KB 1 MB<br>Flash Flash |  |              |  |  |  |  |
|        | 4 KB RAM  | 6 KB RAM    | 10 KB RAM  | 16 KB RAM   | 32 KB<br>RAM                              | 48 KB<br>RAM  | 48 KB<br>RAM               | 80 KB<br>RAM   | 80 KB<br>RAM |  |  |  |  |
| 144    |   |             |  |   |   |   |                            | 5 × USARTs   |              |  |  |  |  |
| 100    |   |             |  |   | 5 × USARTs                                |   |                            | $10 \times 16$ -bit timers,<br>2 × basic timers  |              |  |  |  |  |
| 64     | 2 × USARTs<br>2 × 16-bit timers<br>1 × SPI, 1 × $I^2$ C |             | 3 × USARTs<br>3 × 16-bit tim<br>2 × SPIs, 2 ×<br>1 × ADC | 3 × USARTs<br>3 × 16-bit timers<br>2 × SPIs, 2 × I2Cs,<br>1 × ADC |   | t timers,<br>c timers<br>s, $2 \times I^2$ Cs<br>c, $1 \times DA($<br>100 and 1 | s,<br>C<br>I 44 pins)      | 3 × SPIs, 2 × I <sup>2</sup> Cs,<br>1 × ADC, 1 × DAC<br>FSMC (100 and 144<br>pins), Cortex-M3 with<br>MPU, Dual bank Flash<br>memory |              |  |  |  |  |
| 48     |   |             |  |   |   |   |                            |  |              |  |  |  |  |
| 36     |   |             |  |   |   |   |                            |  |              |  |  |  |  |

#### Table 3.STM32F101xx family

1. For orderable part numbers that do not show the A internal code after the temperature range code (6), the reference datasheet for electrical characteristics is that of the STM32F101x8/B medium-density devices.



## 2.3 Overview

## 2.3.1 ARM<sup>®</sup> Cortex<sup>™</sup>-M3 core with embedded Flash and SRAM

The ARM Cortex<sup>™</sup>-M3 processor is the latest generation of ARM processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM Cortex<sup>™</sup>-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The STM32F101xF and STM32F101xG access line family having an embedded ARM core, is therefore compatible with all ARM tools and software.

*Figure 1* shows the general block diagram of the device family.

### 2.3.2 Memory protection unit

The memory protection unit (MPU) is used to separate the processing of tasks from the data protection. The MPU can manage up to 8 protection areas that can all be further divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The memory protection unit is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

#### 2.3.3 Embedded Flash memory

768 Kbytes to 1 Mbyte of embedded Flash are available for storing programs and data. The Flash memory is organized as two banks. The first bank has a size of 512 Kbytes. The second bank is either 256 or 512 Kbytes depending on the device. This gives the device the capability of writing to one bank while executing code from the other bank (read-while-write capability).

## 2.3.4 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.



### 2.3.5 Embedded SRAM

80 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states.

### 2.3.6 FSMC (flexible static memory controller)

The FSMC is embedded in the STM32F101xF and STM32F101xG access line family. It has four Chip Select outputs supporting the following modes: PC Card/Compact Flash, SRAM, PSRAM, NOR and NAND.

Functionality overview:

- The three FSMC interrupt lines are ORed in order to be connected to the NVIC
- Write FIFO
- Code execution from external memory except for NAND Flash and PC Card
- The targeted frequency is HCLK/2, so external access is at 18 MHz when HCLK is at 36 MHz

## 2.3.7 LCD parallel interface

The FSMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost-effective graphic applications using LCD modules with embedded controllers or high-performance solutions using external controllers with dedicated acceleration.

## 2.3.8 Nested vectored interrupt controller (NVIC)

The STM32F101xF and STM32F101xG access line embeds a nested vectored interrupt controller able to handle up to 60 maskable interrupt channels (not including the 16 interrupt lines of Cortex<sup>TM</sup>-M3) and 16 priority levels.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of *late arriving* higher priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

## 2.3.9 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 19 edge detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 112 GPIOs can be connected to the 16 external interrupt lines.



## 2.3.10 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-16 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock is available when necessary (for example with failure of an indirectly used external oscillator).

Several prescalers are used to configure the AHB frequency, the high-speed APB (APB2) domain and the low-speed APB (APB1) domain. The maximum frequency of the AHB and APB domains is 36 MHz. See *Figure 2* for details on the clock tree.

## 2.3.11 Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from user Flash: you have an option to boot from any of two memory banks. By default, boot from Flash memory bank 1 is selected. You can choose to boot from Flash memory bank 2 by setting a bit in the option bytes.
- Boot from system memory
- Boot from embedded SRAM

The bootloader is located in system memory. It is used to reprogram the Flash memory by using USART1.

### 2.3.12 Power supply schemes

- V<sub>DD</sub> = 2.0 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through V<sub>DD</sub> pins.
- V<sub>SSA</sub>, V<sub>DDA</sub> = 2.0 to 3.6 V: external analog power supplies for ADC, Reset blocks, RCs and PLL (minimum voltage to be applied to V<sub>DDA</sub> is 2.4 V when the ADC is used). V<sub>DDA</sub> and V<sub>SSA</sub> must be connected to V<sub>DD</sub> and V<sub>SS</sub>, respectively.
- V<sub>BAT</sub> = 1.8 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V<sub>DD</sub> is not present.

#### 2.3.13 Power supply supervisor

The device has an integrated power-on reset (POR)/power-down reset (PDR) circuitry. It is always active, and ensures proper operation starting from/down to 2 V. The device remains in reset mode when  $V_{DD}$  is below a specified threshold,  $V_{POR/PDR}$ , without the need for an external reset circuit.

The device features an embedded programmable voltage detector (PVD) that monitors the  $V_{DD}/V_{DDA}$  power supply and compares it to the  $V_{PVD}$  threshold. An interrupt can be generated when  $V_{DD}/V_{DDA}$  drops below the  $V_{PVD}$  threshold and/or when  $V_{DD}/V_{DDA}$  is higher than the  $V_{PVD}$  threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.



#### 2.3.14 Voltage regulator

The regulator has three operation modes: main (MR), low power (LPR) and power down.

- MR is used in the nominal regulation mode (Run)
- LPR is used in the Stop modes.
- Power down is used in Standby mode: the regulator output is in high impedance: the kernel circuitry is powered down, inducing zero consumption (but the contents of the registers and SRAM are lost)

This regulator is always enabled after reset. It is disabled in Standby mode.

#### 2.3.15 Low-power modes

The STM32F101xF and STM32F101xG access line supports three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

• Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

• Stop mode

Stop mode achieves the lowest power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low power mode.

The device can be woken up from Stop mode by any of the EXTI line. The EXTI line source can be one of the 16 external lines, the PVD output or the RTC alarm.

#### • Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, SRAM and register contents are lost except for registers in the Backup domain and Standby circuitry.

The device exits Standby mode when an external reset (NRST pin), a IWDG reset, a rising edge on the WKUP pin, or an RTC alarm occurs.

*Note:* The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop or Standby mode.

#### 2.3.16 DMA

The flexible 12-channel general-purpose DMAs (7 channels for DMA1 and 5 channels for DMA2) are able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers.

The two DMA controllers support circular buffer management, removing the need for user code intervention when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.

DMA can be used with the main peripherals: SPI, I<sup>2</sup>C, USART, general-purpose and basic timers TIMx, DAC and ADC.



## 2.3.17 RTC (real-time clock) and backup registers

The RTC and the backup registers are supplied through a switch that takes power either on  $V_{DD}$  supply when present or through the  $V_{BAT}$  pin. The backup registers are forty-two 16-bit registers used to store 84 bytes of user application data when  $V_{DD}$  power is not present. They are not reset by a system or power reset, and they are not reset when the device wakes up from the Standby mode.

The real-time clock provides a set of continuously running counters which can be used with suitable software to provide a clock calendar function, and provides an alarm interrupt and a periodic interrupt. It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the internal low power RC oscillator or the high speed external clock divided by 128. The internal low-speed RC has a typical frequency of 40 kHz. The RTC can be calibrated using an external 512 Hz output to compensate for any natural quartz deviation. The RTC features a 32-bit programmable counter for long term measurement using the Compare register to generate an alarm. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 kHz.

## 2.3.18 Timers and watchdogs

The XL-density STM32F101xx access line devices include up to ten general-purpose timers, two basic timers, two watchdog timers and a SysTick timer.

*Table 4: STM32F101xF and STM32F101xG timer feature comparison* compares the features of the general-purpose and basic timers.

| Timer                         | Counter resolution | Counter<br>type      | Prescaler factor                   | DMA<br>request<br>generation | Capture/compare<br>channels | Complementary<br>outputs |
|-------------------------------|--------------------|----------------------|------------------------------------|------------------------------|-----------------------------|--------------------------|
| TIM2, TIM3,<br>TIM4, TIM5     | 16-bit             | Up, down,<br>up/down | Any integer between<br>1 and 65536 | Yes                          | 4                           | No                       |
| TIM9, TIM12                   | 16-bit             | Up                   | Any integer between<br>1 and 65536 | No                           | 2                           | No                       |
| TIM10, TIM11,<br>TIM13, TIM14 | 16-bit             | Up                   | Any integer between<br>1 and 65536 | No                           | 1                           | No                       |
| TIM6, TIM7                    | 16-bit             | Up                   | Any integer between<br>1 and 65536 | Yes                          | 0                           | No                       |

 Table 4.
 STM32F101xF and STM32F101xG timer feature comparison

## General-purpose timers (TIMx)

There are 10 synchronizable general-purpose timers embedded in the STM32F101xF and STM32F101xG XL-density access line devices (see *Table 4* for differences).

#### • TIM2, TIM3, TIM4, TIM5

There are up to 4 synchronizable general-purpose timers (TIM2, TIM3, TIM4 and TIM5) embedded in the STM32F101xF and STM32F101xG access line devices.

These timers are based on a 16-bit auto-reload up/down counter, a 16-bit prescaler and feature 4 independent channels each for input capture/output compare, PWM or



one-pulse mode output. This gives up to 16 input captures / output compares / PWMs on the largest packages.

Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs. They all have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

#### • TIM10, TIM11 and TIM9

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. TIM10 and TIM11 feature one independent channel, whereas TIM9 has two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers. They can also be used as simple time bases.

#### • TIM13, TIM14 and TIM12

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. TIM13 and TIM14 feature one independent channel, whereas TIM12 has two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers. They can also be used as simple time bases.

#### **Basic timers TIM6 and TIM7**

These timers are mainly used for DAC trigger generation. They can also be used as a generic 16-bit time base.

#### Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

#### Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

#### SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source



## 2.3.19 I<sup>2</sup>C bus

Up to two I<sup>2</sup>C bus interfaces can operate in multi-master and slave modes. They support standard and fast modes.

They support 7/10-bit addressing mode and 7-bit dual addressing mode (as slave). A hardware CRC generation/verification is embedded. They can be served by DMA and they support SMBus 2.0/PMBus.

## 2.3.20 Universal synchronous/asynchronous receiver transmitters (USARTs)

The STM32F101xF and STM32F101xG access line embeds three universal synchronous/asynchronous receiver transmitters (USART1, USART2 and USART3) and two universal asynchronous receiver transmitters (UART4 and UART5).

These five interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode and have LIN Master/Slave capability. The five interfaces are able to communicate at speeds of up to 2.25 Mbit/s.

USART1, USART2 and USART3 also provide hardware management of the CTS and RTS signals, Smart Card mode (ISO 7816 compliant) and SPI-like communication capability. All interfaces can be served by the DMA controller except for UART5.

## 2.3.21 Serial peripheral interface (SPI)

Up to three SPIs are able to communicate up to 18 Mbits/s in slave and master modes in full-duplex and simplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

All SPIs can be served by the DMA controller.

## 2.3.22 GPIOs (general-purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high current-capable except for analog inputs.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

## 2.3.23 ADC (analog to digital converter)

A 12-bit analog-to-digital converter is embedded into STM32F101xF and STM32F101xG access line devices. It has up to 16 external channels, performing conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.



The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start trigger and injection trigger, respectively, to allow the application to synchronize A/D conversion and timers.

## 2.3.24 DAC (digital-to-analog converter)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This dual digital Interface supports the following features:

- two DAC converters: one for each output channel
- 8-bit or 12-bit monotonic output
- left or right data alignment in 12-bit mode
- synchronized update capability
- noise-wave generation
- triangular-wave generation
- dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- external triggers for conversion
- input voltage reference V<sub>REF+</sub>

Seven DAC trigger inputs are used in the STM32F101xF and STM32F101xG access line family. The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

#### 2.3.25 Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with temperature. The conversion range is between 2 V <  $V_{DDA}$  < 3.6 V. The temperature sensor is internally connected to the ADC\_IN16 input channel which is used to convert the sensor output voltage into a digital value.

#### 2.3.26 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP Interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG TMS and TCK pins are shared respectively with SWDIO and SWCLK and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

#### 2.3.27 Embedded Trace Macrocell<sup>™</sup>

The ARM<sup>®</sup> Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32F10xxx through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using Ethernet, or any other high-speed channel. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer running debugger software. TPA hardware is commercially available from common development tool vendors. It operates with third party debugger software tools.



## 3 Pinouts and pin descriptions



Figure 3. STM32F101xF and STM32F101xG access line LQFP144 pinout





Figure 4. STM32F101xF and STM32F101xG LQFP100 pinout







| Table 5. | STM32F101xF and STM32F101xG | pin definitions |
|----------|-----------------------------|-----------------|
|          |                             |                 |

|         | Pins   |         |                                | (                  | i (2)      | Main                                     | Alternate funct     | ions <sup>(4)</sup> |
|---------|--------|---------|--------------------------------|--------------------|------------|--|---------------------|---------------------|
| LQFP144 | LQFP64 | LQFP100 | Pin name                       | Type <sup>(1</sup> | I / O leve | function <sup>(3)</sup><br>(after reset) | Default             | Remap               |
| 1       | -      | 1       | PE2                            | I/O                | FT         | PE2                                      | TRACECLK / FSMC_A23 |                     |
| 2       | -      | 2       | PE3                            | I/O                | FT         | PE3                                      | TRACED0 / FSMC_A19  |                     |
| 3       | -      | 3       | PE4                            | I/O                | FT         | PE4                                      | TRACED1 / FSMC_A20  |                     |
| 4       | -      | 4       | PE5                            | I/O                | FT         | PE5                                      | TRACED2 / FSMC_A21  | TIM9_CH1            |
| 5       | -      | 5       | PE6                            | I/O                | FT         | PE6                                      | TRACED3 / FSMC_A22  | TIM9_CH2            |
| 6       | 1      | 6       | V <sub>BAT</sub>               | S                  |            | V <sub>BAT</sub>                         |                     |                     |
| 7       | 2      | 7       | PC13-TAMPER-RTC <sup>(5)</sup> | I/O                |            | PC13 <sup>(6)</sup>                      | TAMPER-RTC          |                     |
| 8       | 3      | 8       | PC14-OSC32_IN <sup>(5)</sup>   | I/O                |            | PC14 <sup>(6)</sup>                      | OSC32_IN            |                     |
| 9       | 4      | 9       | PC15-OSC32_OUT <sup>(5)</sup>  | I/O                |            | PC15 <sup>(6)</sup>                      | OSC32_OUT           |                     |
| 10      | -      | -       | PF0                            | I/O                | FT         | PF0                                      | FSMC_A0             |                     |
| 11      | -      | -       | PF1                            | I/O                | FT         | PF1                                      | FSMC_A1             |                     |
| 12      | -      | -       | PF2                            | I/O                | FT         | PF2                                      | FSMC_A2             |                     |
| 13      | -      | -       | PF3                            | I/O                | FT         | PF3                                      | FSMC_A3             |                     |
| 14      | -      | -       | PF4                            | I/O                | FT         | PF4                                      | FSMC_A4             |                     |
| 15      | -      | -       | PF5                            | I/O                | FT         | PF5                                      | FSMC_A5             |                     |
| 16      | -      | 10      | V <sub>SS_5</sub>              | S                  |            | V <sub>SS_5</sub>                        |                     |                     |
| 17      | -      | 11      | V <sub>DD_5</sub>              | S                  |            | V <sub>DD_5</sub>                        |                     |                     |



|         | Pins   |         |                   |                     | l(2)     | Main                                     | Alternate funct   | ions <sup>(4)</sup> |
|---------|--------|---------|-------------------|---------------------|----------|--|---|---------------------|
| LQFP144 | LQFP64 | LQFP100 | Pin name          | Type <sup>(1)</sup> | I/O leve | function <sup>(3)</sup><br>(after reset) | Default   | Remap               |
| 18      | -      | -       | PF6               | I/O                 |          | PF6                                      | FSMC_NIORD  | TIM10_CH1           |
| 19      | -      | -       | PF7               | I/O                 |          | PF7                                      | FSMC_NREG   | TIM11_CH1           |
| 20      | -      | -       | PF8               | I/O                 |          | PF8                                      | FSMC_NIOWR  | TIM3_CH1            |
| 21      | -      | -       | PF9               | I/O                 |          | PF9                                      | FSMC_CD   | TIM14_CH1           |
| 22      | -      | -       | PF10              | I/O                 |          | PF10                                     | FSMC_INTR   |                     |
| 23      | 5      | 12      | OSC_IN            | Ι                   |          | OSC_IN                                   |   |                     |
| 24      | 6      | 13      | OSC_OUT           | 0                   |          | OSC_OUT                                  |   |                     |
| 25      | 7      | 14      | NRST              | I/O                 |          | NRST                                     |   |                     |
| 26      | 8      | 15      | PC0               | I/O                 |          | PC0                                      | ADC_IN10  |                     |
| 27      | 9      | 16      | PC1               | I/O                 |          | PC1                                      | ADC_IN11  |                     |
| 28      | 10     | 17      | PC2               | I/O                 |          | PC2                                      | ADC_IN12  |                     |
| 29      | 11     | 18      | PC3               | I/O                 |          | PC3                                      | ADC_IN13  |                     |
| 30      | 12     | 19      | V <sub>SSA</sub>  | S                   |          | V <sub>SSA</sub>                         |   |                     |
| 31      | -      | 20      | V <sub>REF-</sub> | S                   |          | V <sub>REF-</sub>                        |   |                     |
| 32      | -      | 21      | V <sub>REF+</sub> | S                   |          | V <sub>REF+</sub>                        |   |                     |
| 33      | 13     | 22      | V <sub>DDA</sub>  | S                   |          | V <sub>DDA</sub>                         |   |                     |
| 34      | 14     | 23      | PA0-WKUP          | I/O                 |          | PA0                                      | WKUP/ USART2_CTS <sup>(7)</sup> /<br>ADC_IN0 / TIM5_CH1/<br>TIM2_CH1_ETR <sup>(7)</sup> |                     |
| 35      | 15     | 24      | PA1               | I/O                 |          | PA1                                      | USART2_RTS <sup>(7)</sup> /<br>ADC_IN1 / TIM5_CH2<br>TIM2_CH2 <sup>(7)</sup>            |                     |
| 36      | 16     | 25      | PA2               | I/O                 |          | PA2                                      | USART2_TX <sup>(7)</sup> /<br>TIM5_CH3 / ADC_IN2/<br>TIM2_CH3 <sup>(7)</sup> / TIM9_CH1 |                     |
| 37      | 17     | 26      | PA3               | I/O                 |          | PA3                                      | USART2_RX <sup>(7)</sup> / TIM5_CH4/<br>ADC_IN3 / TIM2_CH4 <sup>(7)</sup> /<br>TIM9_CH2 |                     |
| 38      | 18     | 27      | $V_{SS_4}$        | S                   |          | $V_{SS_4}$                               |   |                     |
| 39      | 19     | 28      | V <sub>DD_4</sub> | S                   |          | V <sub>DD_4</sub>                        |   |                     |
| 40      | 20     | 29      | PA4               | I/O                 |          | PA4                                      | SPI1_NSS/ DAC_OUT1 /<br>ADC_IN4 / USART2_CK <sup>(7)</sup>                              |                     |
| 41      | 21     | 30      | PA5               | I/O                 |          | PA5                                      | SPI1_SCK / DAC_OUT2 /<br>ADC_IN5  |                     |
| 42      | 22     | 31      | PA6               | I/O                 |          | PA6                                      | SPI1_MISO / ADC_IN6 /<br>TIM3_CH1 <sup>(7)</sup> / TIM13_CH1                            |                     |

#### Table 5. STM32F101xF and STM32F101xG pin definitions (continued)



|         | Pins   |         |                   |                     | (2)        | Main                                     | Alternate functions <sup>(4)</sup>                                |          |
|---------|--------|---------|-------------------|---------------------|------------|--|---|----------|
| LQFP144 | LQFP64 | LQFP100 | Pin name          | Type <sup>(1)</sup> | I / O leve | function <sup>(3)</sup><br>(after reset) | Default   | Remap    |
| 43      | 23     | 32      | PA7               | I/O                 |            | PA7                                      | SPI1_MOSI / ADC_IN7 /<br>TIM3_CH2 <sup>(7)</sup> / TIM14_CH1      |          |
| 44      | 24     | 33      | PC4               | I/O                 |            | PC4                                      | ADC_IN14  |          |
| 45      | 25     | 34      | PC5               | I/O                 |            | PC5                                      | ADC_IN15  |          |
| 46      | 26     | 35      | PB0               | I/O                 |            | PB0                                      | ADC_IN8 / TIM3_CH3 <sup>(7)</sup>                                 |          |
| 47      | 27     | 36      | PB1               | I/O                 |            | PB1                                      | ADC_IN9 / TIM3_CH4 <sup>(7)</sup>                                 |          |
| 48      | 28     | 37      | PB2               | I/O                 | FT         | PB2/BOOT1                                |   |          |
| 49      | -      | -       | PF11              | I/O                 | FT         | PF11                                     | FSMC_NIOS16   |          |
| 50      | -      | -       | PF12              | I/O                 | FT         | PF12                                     | FSMC_A6   |          |
| 51      | -      | -       | V <sub>SS_6</sub> | s                   |            | V <sub>SS_6</sub>                        |   |          |
| 52      | -      | -       | V <sub>DD_6</sub> | s                   |            | V <sub>DD_6</sub>                        |   |          |
| 53      | -      | -       | PF13              | I/O                 | FT         | PF13                                     | FSMC_A7   |          |
| 54      | -      | -       | PF14              | I/O                 | FT         | PF14                                     | FSMC_A8   |          |
| 55      | -      | -       | PF15              | I/O                 | FT         | PF15                                     | FSMC_A9   |          |
| 56      | -      | -       | PG0               | I/O                 | FT         | PG0                                      | FSMC_A10  |          |
| 57      | -      | -       | PG1               | I/O                 | FT         | PG1                                      | FSMC_A11  |          |
| 58      | -      | 38      | PE7               | I/O                 | FT         | PE7                                      | FSMC_D4   |          |
| 59      | -      | 39      | PE8               | I/O                 | FT         | PE8                                      | FSMC_D5   |          |
| 60      | -      | 40      | PE9               | I/O                 | FT         | PE9                                      | FSMC_D6   |          |
| 61      | -      | -       | V <sub>SS_7</sub> | s                   |            | V <sub>SS_7</sub>                        |   |          |
| 62      | -      | -       | V <sub>DD_7</sub> | s                   |            | V <sub>DD_7</sub>                        |   |          |
| 63      | -      | 41      | PE10              | I/O                 | FT         | PE10                                     | FSMC_D7   |          |
| 64      | -      | 42      | PE11              | I/O                 | FT         | PE11                                     | FSMC_D8   |          |
| 65      | -      | 43      | PE12              | I/O                 | FT         | PE12                                     | FSMC_D9   |          |
| 66      | -      | 44      | PE13              | I/O                 | FT         | PE13                                     | FSMC_D10  |          |
| 67      | -      | 45      | PE14              | I/O                 | FT         | PE14                                     | FSMC_D11  |          |
| 68      | -      | 46      | PE15              | I/O                 | FT         | PE15                                     | FSMC_D12  |          |
| 69      | 29     | 47      | PB10              | I/O                 | FT         | PB10                                     | I2C2_SCL / USART3_TX <sup>(7)</sup>                               | TIM2_CH3 |
| 70      | 30     | 48      | PB11              | I/O                 | FT         | PB11                                     | I2C2_SDA / USART3_RX <sup>(7)</sup>                               | TIM2_CH4 |
| 71      | 31     | 49      | V <sub>SS_1</sub> | S                   |            | V <sub>SS_1</sub>                        |   |          |
| 72      | 32     | 50      | V <sub>DD_1</sub> | S                   |            | V <sub>DD_1</sub>                        |   |          |
| 73      | 33     | 51      | PB12              | I/O                 | FT         | PB12                                     | SPI2_NSS <sup>(7)</sup> / I2C2_SMBA /<br>USART3_CK <sup>(7)</sup> |          |

| Table 5 | STM32F101xF and STM32F101xG nin definitions (continued | ١ |
|---------|--|---|
|         |  | , |



|         | Pins   |         |                   |                     | (2)      |  | Alternate funct  | ions <sup>(4)</sup>      |
|---------|--------|---------|-------------------|---------------------|----------|--|--|--------------------------|
| LQFP144 | LQFP64 | LQFP100 | Pin name          | Type <sup>(1)</sup> | I/O leve | Main<br>function <sup>(3)</sup><br>(after reset) | Default  | Remap                    |
| 74      | 34     | 52      | PB13              | I/O                 | FT       | PB13   | SPI2_SCK <sup>(7)</sup> /<br>USART3_CTS <sup>(7)</sup>                 |                          |
| 75      | 35     | 53      | PB14              | I/O                 | FT       | PB14   | SPI2_MISO <sup>(7)</sup> /<br>USART3_RTS <sup>(7)</sup> /<br>TIM12_CH1 |                          |
| 76      | 36     | 54      | PB15              | I/O                 | FT       | PB15   | SPI2_MOSI <sup>(7)</sup> / TIM12_CH2                                   |                          |
| 77      | -      | 55      | PD8               | I/O                 | FT       | PD8  | FSMC_D13   | USART3_TX                |
| 78      | -      | 56      | PD9               | I/O                 | FT       | PD9  | FSMC_D14   | USART3_RX                |
| 79      | -      | 57      | PD10              | I/O                 | FT       | PD10   | FSMC_D15   | USART3_CK                |
| 80      | -      | 58      | PD11              | I/O                 | FT       | PD11   | FSMC_A16   | USART3_CTS               |
| 81      | -      | 59      | PD12              | I/O                 | FT       | PD12   | FSMC_A17   | TIM4_CH1 /<br>USART3_RTS |
| 82      | -      | 60      | PD13              | I/O                 | FT       | PD13   | FSMC_A18   | TIM4_CH2                 |
| 83      | -      | -       | V <sub>SS_8</sub> | S                   |          | V <sub>SS_8</sub>                                |  |                          |
| 84      | -      | -       | V <sub>DD_8</sub> | S                   |          | V <sub>DD_8</sub>                                |  |                          |
| 85      | -      | 61      | PD14              | I/O                 | FT       | PD14   | FSMC_D0  | TIM4_CH3                 |
| 86      | -      | 62      | PD15              | I/O                 | FT       | PD15   | FSMC_D1  | TIM4_CH4                 |
| 87      | -      | -       | PG2               | I/O                 | FT       | PG2  | FSMC_A12   |                          |
| 88      | -      | -       | PG3               | I/O                 | FT       | PG3  | FSMC_A13   |                          |
| 89      | -      | -       | PG4               | I/O                 | FT       | PG4  | FSMC_A14   |                          |
| 90      | -      | -       | PG5               | I/O                 | FT       | PG5  | FSMC_A15   |                          |
| 91      | -      | -       | PG6               | I/O                 | FT       | PG6  | FSMC_INT2  |                          |
| 92      | -      | -       | PG7               | I/O                 | FT       | PG7  | FSMC_INT3  |                          |
| 93      | -      | -       | PG8               | I/O                 | FT       | PG8  |  |                          |
| 94      | -      | -       | V <sub>SS_9</sub> | S                   |          | $V_{SS_9}$                                       |  |                          |
| 95      | -      | -       | V <sub>DD_9</sub> | S                   |          | $V_{DD_9}$                                       |  |                          |
| 96      | 37     | 63      | PC6               | I/O                 | FT       | PC6  |  | TIM3_CH1                 |
| 97      | 38     | 64      | PC7               | I/O                 | FT       | PC7  |  | TIM3_CH2                 |
| 98      | 39     | 65      | PC8               | I/O                 | FT       | PC8  |  | TIM3_CH3                 |
| 99      | 40     | 66      | PC9               | I/O                 | FT       | PC9  |  | TIM3_CH4                 |
| 100     | 41     | 67      | PA8               | I/O                 | FT       | PA8  | USART1_CK / MCO  |                          |
| 101     | 42     | 68      | PA9               | I/O                 | FT       | PA9  | USART1_TX <sup>(7)</sup>   |                          |
| 102     | 43     | 69      | PA10              | I/O                 | FT       | PA10   | USART1_RX <sup>(7)</sup>   |                          |
| 103     | 44     | 70      | PA11              | I/O                 | FT       | PA11   | USART1_CTS   |                          |

#### Table 5. STM32F101xF and STM32F101xG pin definitions (continued)



|         | Pins   |         |                    |                     | (2)      |  | Alternate funct           | ions <sup>(4)</sup>             |
|---------|--------|---------|--------------------|---------------------|----------|--|---------------------------|---------------------------------|
| LQFP144 | LQFP64 | LQFP100 | Pin name           | Type <sup>(1)</sup> | I/O leve | Main<br>function <sup>(3)</sup><br>(after reset) | Default                   | Remap                           |
| 104     | 45     | 71      | PA12               | I/O                 | FT       | PA12   | USART1_RTS                |                                 |
| 105     | 46     | 72      | PA13               | I/O                 | FT       | JTMS-SWDIO                                       |                           | PA13                            |
| 106     | -      | 73      |                    |                     | No       | ot connected                                     |                           |                                 |
| 107     | 47     | 74      | V <sub>SS_2</sub>  | S                   |          | V <sub>SS_2</sub>                                |                           |                                 |
| 108     | 48     | 75      | V <sub>DD_2</sub>  | S                   |          | V <sub>DD_2</sub>                                |                           |                                 |
| 109     | 49     | 76      | PA14               | I/O                 | FT       | JTCK-<br>SWCLK                                   |                           | PA14                            |
| 110     | 50     | 77      | PA15               | I/O                 | FT       | JTDI   | SPI3_NSS                  | TIM2_CH1_ETR/<br>PA15 /SPI1_NSS |
| 111     | 51     | 78      | PC10               | I/O                 | FT       | PC10   | UART4_TX                  | USART3_TX                       |
| 112     | 52     | 79      | PC11               | I/O                 | FT       | PC11   | UART4_RX                  | USART3_RX                       |
| 113     | 53     | 80      | PC12               | I/O                 | FT       | PC12   | UART5_TX                  | USART3_CK                       |
| 114     | 5      | 81      | PD0                | I/O                 | FT       | OSC_IN <sup>(8)</sup>                            | FSMC_D2 <sup>(9)</sup>    |                                 |
| 115     | 6      | 82      | PD1                | I/O                 | FT       | OSC_OUT <sup>(8)</sup>                           | FSMC_D3 <sup>(9)</sup>    |                                 |
| 116     | 54     | 83      | PD2                | I/O                 | FT       | PD2  | TIM3_ETR / UART5_RX       |                                 |
| 117     | -      | 84      | PD3                | I/O                 | FT       | PD3  | FSMC_CLK                  | USART2_CTS                      |
| 118     | -      | 85      | PD4                | I/O                 | FT       | PD4  | FSMC_NOE                  | USART2_RTS                      |
| 119     | -      | 86      | PD5                | I/O                 | FT       | PD5  | FSMC_NWE                  | USART2_TX                       |
| 120     | -      | -       | V <sub>SS_10</sub> | S                   |          | V <sub>SS_10</sub>                               |                           |                                 |
| 121     | -      | -       | V <sub>DD_10</sub> | S                   |          | V <sub>DD_10</sub>                               |                           |                                 |
| 122     | -      | 87      | PD6                | I/O                 | FT       | PD6  | FSMC_NWAIT                | USART2_RX                       |
| 123     | -      | 88      | PD7                | I/O                 | FT       | PD7  | FSMC_NE1 / FSMC_NCE2      | USART2_CK                       |
| 124     | -      | -       | PG9                | I/O                 | FT       | PG9  | FSMC_NE2 / FSMC_NCE3      |                                 |
| 125     | -      | -       | PG10               | I/O                 | FT       | PG10   | FSMC_NE3 /<br>FSMC_NCE4_1 |                                 |
| 126     | -      | -       | PG11               | I/O                 | FT       | PG11   | FSMC_NCE4_2               |                                 |
| 127     | -      | -       | PG12               | I/O                 | FT       | PG12   | FSMC_NE4                  |                                 |
| 128     | -      | -       | PG13               | I/O                 | FT       | PG13   | FSMC_A24                  |                                 |
| 129     | -      | -       | PG14               | I/O                 | FT       | PG14   | FSMC_A25                  |                                 |
| 130     | -      | -       | V <sub>SS_11</sub> | S                   |          | V <sub>SS_11</sub>                               |                           |                                 |
| 131     | -      | -       | V <sub>DD_11</sub> | S                   |          | V <sub>DD_11</sub>                               |                           |                                 |
| 132     | -      | -       | PG15               | I/O                 | FT       | PG15   |                           |                                 |

## Table 5. STM32F101xF and STM32F101xG pin definitions (continued)





|         | Pins   |         |                   |                    | i <mark>(</mark> 2) | Main                                     | Alternate funct                                   | ions <sup>(4)</sup>                   |
|---------|--------|---------|-------------------|--------------------|---------------------|--|---|---------------------------------------|
| LQFP144 | LQFP64 | LQFP100 | Pin name          | Type <sup>(1</sup> | I / O leve          | function <sup>(3)</sup><br>(after reset) | Default   | Remap                                 |
| 133     | 55     | 89      | PB3               | I/O                | FT                  | JTDO                                     | SPI3_SCK  | TIM2_CH2 /PB3<br>TRACESWO<br>SPI1_SCK |
| 134     | 56     | 90      | PB4               | I/O                | FT                  | NJTRST                                   | SPI3_MISO   | PB4 / TIM3_CH1<br>SPI1_MISO           |
| 135     | 57     | 91      | PB5               | I/O                |                     | PB5                                      | I2C1_SMBA/ SPI3_MOSI                              | TIM3_CH2 /<br>SPI1_MOSI               |
| 136     | 58     | 92      | PB6               | I/O                | FT                  | PB6                                      | I2C1_SCL / TIM4_CH1 <sup>(7)</sup>                | USART1_TX                             |
| 137     | 59     | 93      | PB7               | I/O                | FT                  | PB7                                      | I2C1_SDA / FSMC_NADV /<br>TIM4_CH2 <sup>(7)</sup> | USART1_RX                             |
| 138     | 60     | 94      | BOOT0             | Ι                  |                     | BOOT0                                    |   |                                       |
| 139     | 61     | 95      | PB8               | I/O                | FT                  | PB8                                      | TIM4_CH3 <sup>(7)</sup>                           | I2C1_SCL                              |
| 140     | 62     | 96      | PB9               | I/O                | FT                  | PB9                                      | TIM4_CH4 <sup>(7)</sup>                           | I2C1_SDA                              |
| 141     | -      | 97      | PE0               | I/O                | FT                  | PE0                                      | TIM4_ETR <sup>(7)</sup> / FSMC_NBL0               |                                       |
| 142     | -      | 98      | PE1               | I/O                | FT                  | PE1                                      | FSMC_NBL1   |                                       |
| 143     | 63     | 99      | V <sub>SS_3</sub> | S                  |                     | V <sub>SS_3</sub>                        |   |                                       |
| 144     | 64     | 100     | V <sub>DD_3</sub> | S                  |                     | $V_{DD_3}$                               |   |                                       |

#### Table 5. STM32F101xF and STM32F101xG pin definitions (continued)

1. I = input, O = output, S = supply.

2. FT = 5 V tolerant.

- 3. Function availability depends on the chosen device.
- 4. If several peripherals share the same I/O pin, to avoid conflict between these alternate functions only one peripheral should be enabled at a time through the peripheral clock enable bit (in the corresponding RCC peripheral clock enable register).
- PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited: the speed should not exceed 2 MHz with a maximum load of 30 pF and these IOs must not be used as a current source (e.g. to drive an LED).
- 6. Main function after the first backup domain power-up. Later on, it depends on the contents of the Backup registers even after reset (because these registers are not reset by the main reset). For details on how to manage these IOs, refer to the Battery backup domain and BKP register description sections in the STM32F10xxx reference manual, available from the STMicroelectronics website: www.st.com.
- 7. This alternate function can be remapped by software to some other port pins (if available on the used package). For more details, refer to the Alternate function I/O and debug configuration section in the STM32F10xxx reference manual, available from the STMicroelectronics website: www.st.com.
- 8. For the LQFP64 package, the pins number 5 and 6 are configured as OSC\_IN/OSC\_OUT after reset, however the functionality of PD0 and PD1 can be remapped by software on these pins. For the LQFP100 and LQFP144 packages, PD0 and PD1 are available by default, so there is no need for remapping. For more details, refer to Alternate function I/O and debug configuration section in the STM32F10xxx reference manual
- 9. For devices delivered in LQFP64 packages, the FSMC function is not available.



|      | FSMC   |        |                    |                  |             |                        |  |  |
|------|--------|--------|--------------------|------------------|-------------|------------------------|--|--|
| Pins | CF     | CF/IDE | NOR/PSRAM/<br>SRAM | NOR/PSRAM<br>Mux | NAND 16 bit | LQFP100 <sup>(1)</sup> |  |  |
| PE2  |        |        | A23                | A23              |             | Yes                    |  |  |
| PE3  |        |        | A19                | A19              |             | Yes                    |  |  |
| PE4  |        |        | A20                | A20              |             | Yes                    |  |  |
| PE5  |        |        | A21                | A21              |             | Yes                    |  |  |
| PE6  |        |        | A22                | A22              |             | Yes                    |  |  |
| PF0  | A0     | A0     | A0                 |                  |             | -                      |  |  |
| PF1  | A1     | A1     | A1                 |                  |             | -                      |  |  |
| PF2  | A2     | A2     | A2                 |                  |             | -                      |  |  |
| PF3  | A3     |        | A3                 |                  |             | -                      |  |  |
| PF4  | A4     |        | A4                 |                  |             | -                      |  |  |
| PF5  | A5     |        | A5                 |                  |             | -                      |  |  |
| PF6  | NIORD  | NIORD  |                    |                  |             | -                      |  |  |
| PF7  | NREG   | NREG   |                    |                  |             | -                      |  |  |
| PF8  | NIOWR  | NIOWR  |                    |                  |             | -                      |  |  |
| PF9  | CD     | CD     |                    |                  |             | -                      |  |  |
| PF10 | INTR   | INTR   |                    |                  |             | -                      |  |  |
| PF11 | NIOS16 | NIOS16 |                    |                  |             | -                      |  |  |
| PF12 | A6     |        | A6                 |                  |             | -                      |  |  |
| PF13 | A7     |        | A7                 |                  |             | -                      |  |  |
| PF14 | A8     |        | A8                 |                  |             | -                      |  |  |
| PF15 | A9     |        | A9                 |                  |             | -                      |  |  |
| PG0  | A10    |        | A10                |                  |             | -                      |  |  |
| PG1  |        |        | A11                |                  |             | -                      |  |  |
| PE7  | D4     | D4     | D4                 | DA4              | D4          | Yes                    |  |  |
| PE8  | D5     | D5     | D5                 | DA5              | D5          | Yes                    |  |  |
| PE9  | D6     | D6     | D6                 | DA6              | D6          | Yes                    |  |  |
| PE10 | D7     | D7     | D7                 | DA7              | D7          | Yes                    |  |  |
| PE11 | D8     | D8     | D8                 | DA8              | D8          | Yes                    |  |  |
| PE12 | D9     | D9     | D9                 | DA9              | D9          | Yes                    |  |  |
| PE13 | D10    | D10    | D10                | DA10             | D10         | Yes                    |  |  |
| PE14 | D11    | D11    | D11                | DA11             | D11         | Yes                    |  |  |
| PE15 | D12    | D12    | D12                | DA12             | D12         | Yes                    |  |  |
| PD8  | D13    | D13    | D13                | DA13             | D13         | Yes                    |  |  |

|  | Table 6. | FSMC pin | definition |
|--|----------|----------|------------|
|--|----------|----------|------------|



|      | FSMC   |        |                    |                  |             |                        |  |  |
|------|--------|--------|--------------------|------------------|-------------|------------------------|--|--|
| Pins | CF     | CF/IDE | NOR/PSRAM/<br>SRAM | NOR/PSRAM<br>Mux | NAND 16 bit | LQFP100 <sup>(1)</sup> |  |  |
| PD9  | D14    | D14    | D14                | DA14             | D14         | Yes                    |  |  |
| PD10 | D15    | D15    | D15                | DA15             | D15         | Yes                    |  |  |
| PD11 |        |        | A16                | A16              | CLE         | Yes                    |  |  |
| PD12 |        |        | A17                | A17              | ALE         | Yes                    |  |  |
| PD13 |        |        | A18                | A18              |             | Yes                    |  |  |
| PD14 | D0     | D0     | D0                 | DA0              | D0          | Yes                    |  |  |
| PD15 | D1     | D1     | D1                 | DA1              | D1          | Yes                    |  |  |
| PG2  |        |        | A12                |                  |             | -                      |  |  |
| PG3  |        |        | A13                |                  |             | -                      |  |  |
| PG4  |        |        | A14                |                  |             | -                      |  |  |
| PG5  |        |        | A15                |                  |             | -                      |  |  |
| PG6  |        |        |                    |                  | INT2        | -                      |  |  |
| PG7  |        |        |                    |                  | INT3        | -                      |  |  |
| PD0  | D2     | D2     | D2                 | DA2              | D2          | Yes                    |  |  |
| PD1  | D3     | D3     | D3                 | DA3              | D3          | Yes                    |  |  |
| PD3  |        |        | CLK                | CLK              |             | Yes                    |  |  |
| PD4  | NOE    | NOE    | NOE                | NOE              | NOE         | Yes                    |  |  |
| PD5  | NWE    | NWE    | NWE                | NWE              | NWE         | Yes                    |  |  |
| PD6  | NWAIT  | NWAIT  | NWAIT              | NWAIT            | NWAIT       | Yes                    |  |  |
| PD7  |        |        | NE1                | NE1              | NCE2        | Yes                    |  |  |
| PG9  |        |        | NE2                | NE2              | NCE3        | -                      |  |  |
| PG10 | NCE4_1 | NCE4_1 | NE3                | NE3              |             | -                      |  |  |
| PG11 | NCE4_2 | NCE4_2 |                    |                  |             | -                      |  |  |
| PG12 |        |        | NE4                | NE4              |             | -                      |  |  |
| PG13 |        |        | A24                | A24              |             | -                      |  |  |
| PG14 |        |        | A25                | A25              |             | -                      |  |  |
| PB7  |        |        | NADV               | NADV             |             | Yes                    |  |  |
| PE0  |        |        | NBL0               | NBL0             |             | Yes                    |  |  |
| PE1  |        |        | NBL1               | NBL1             |             | Yes                    |  |  |

 Table 6.
 FSMC pin definition (continued)

1. Ports F and G are not available in devices delivered in 100-pin packages.



## 4 Memory mapping

The memory map is shown in *Figure 6*.

Figure 6. Memory map



Doc ID 17143 Rev 2



## 5 Package characteristics

## 5.1 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.



## Figure 7. LQFP144, 20 x 20 mm, 144-pin thin quad flat Fi package outline<sup>(1)</sup>





1. Drawing is not to scale.

2. Dimensions are in millimeters.

#### Table 7. LQFP144, 20 x 20 mm, 144-pin thin quad flat package mechanical data

| Symbol |        | millimeters |       |        | inches <sup>(1)</sup> |        |
|--------|--------|-------------|-------|--------|-----------------------|--------|
| Symbol | Min    | Тур         | Max   | Min    | Тур                   | Max    |
| А      |        |             | 1.60  |        |                       | 0.0630 |
| A1     | 0.050  |             | 0.15  | 0.0020 |                       | 0.0059 |
| A2     | 1.350  | 1.400       | 1.45  | 0.0531 | 0.0551                | 0.0571 |
| b      | 0.170  | 0.220       | 0.27  | 0.0067 | 0.0087                | 0.0106 |
| с      | 0.090  |             | 0.20  | 0.0035 |                       | 0.0079 |
| D      | 21.800 | 22.000      | 22.20 | 0.8583 | 0.8661                | 0.874  |
| D1     | 19.800 | 20.000      | 20.20 | 0.7795 | 0.7874                | 0.7953 |
| D3     |        | 17.500      |       |        | 0.689                 |        |
| E      | 21.800 | 22.000      | 22.20 | 0.8583 | 0.8661                | 0.874  |
| E1     | 19.800 | 20.000      | 20.20 | 0.7795 | 0.7874                | 0.7953 |
| E3     |        | 17.500      |       |        | 0.689                 |        |
| е      |        | 0.500       |       |        | 0.0197                |        |
| L      | 0.450  | 0.600       | 0.75  | 0.0177 | 0.0236                | 0.0295 |
| L1     |        | 1.000       |       |        | 0.0394                |        |
| k      | 0°     | 3.5°        | 7°    | 0°     | 3.5°                  | 7°     |
| CCC    |        | 0.080       | •     |        | 0.0031                | •      |

1. Values in inches are converted from mm and rounded to 4 decimal digits.





## Figure 9. LQFP100 – 14 x 14 mm, 100-pin low-profile Figure 10. Recommended footprint<sup>(1)(2)</sup> quad flat package outline<sup>(1)</sup>

1. Drawing is not to scale.

2. Dimensions are in millimeters.

| Cumhal |        | millimeters |        |        | inches <sup>(1)</sup> |            |  |  |
|--------|--------|-------------|--------|--------|-----------------------|------------|--|--|
| Symbol | Min    | Тур         | Max    | Min    | Тур                   | Max        |  |  |
| А      |        |             | 1.600  |        |                       | 0.0630     |  |  |
| A1     | 0.050  |             | 0.150  | 0.0020 |                       | 0.0059     |  |  |
| A2     | 1.350  | 1.400       | 1.450  | 0.0531 | 0.0551                | 0.0571     |  |  |
| b      | 0.170  | 0.220       | 0.270  | 0.0067 | 0.0087                | 0.0106     |  |  |
| С      | 0.090  |             | 0.200  | 0.0035 |                       | 0.0079     |  |  |
| D      | 15.800 | 16.000      | 16.200 | 0.622  | 0.6299                | 0.6378     |  |  |
| D1     | 13.800 | 14.000      | 14.200 | 0.5433 | 0.5512                | 0.5591     |  |  |
| D3     |        | 12.000      |        |        | 0.4724                |            |  |  |
| E      | 15.800 | 16.000      | 16.200 | 0.622  | 0.6299                | 0.6378     |  |  |
| E1     | 13.800 | 14.000      | 14.200 | 0.5433 | 0.5512                | 0.5591     |  |  |
| E3     |        | 12.000      |        |        | 0.4724                |            |  |  |
| е      |        | 0.500       |        |        | 0.0197                |            |  |  |
| L      | 0.450  | 0.600       | 0.750  | 0.0177 | 0.0236                | 0.0295     |  |  |
| L1     |        | 1.000       |        |        | 0.0394                |            |  |  |
| k      | 0°     | 3.5°        | 7°     | 0°     | 3.5°                  | <b>7</b> ° |  |  |
| ссс    |        | 0.08        | -      |        | 0.0031                |            |  |  |

#### Table 8. LQPF100 – 14 x 14 mm, 100-pin low-profile quad flat package mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.



## Figure 11. LQFP64 – 10 x 10 mm, 64 pin low-profile quad Figure 12. Recommended flat package outline<sup>(1)</sup> footprint<sup>(1)(2)</sup>



1. Drawing is not to scale.

2. Dimensions are in millimeters.

| Symbol |        | millimeters |        | inches <sup>(1)</sup> |        |        |  |
|--------|--------|-------------|--------|-----------------------|--------|--------|--|
| Symbol | Min    | Тур         | Мах    | Min                   | Тур    | Max    |  |
| А      |        |             | 1.600  |                       |        | 0.0630 |  |
| A1     | 0.050  |             | 0.150  | 0.0020                |        | 0.0059 |  |
| A2     | 1.350  | 1.400       | 1.450  | 0.0531                | 0.0551 | 0.0571 |  |
| b      | 0.170  | 0.220       | 0.270  | 0.0067                | 0.0087 | 0.0106 |  |
| с      | 0.090  |             | 0.200  | 0.0035                |        | 0.0079 |  |
| D      | 11.800 | 12.000      | 12.200 | 0.4646                | 0.4724 | 0.4803 |  |
| D1     | 9.800  | 10.000      | 10.200 | 0.3858                | 0.3937 | 0.4016 |  |
| D.     |        | 7.500       |        |                       |        |        |  |
| E      | 11.800 | 12.000      | 12.200 | 0.4646                | 0.4724 | 0.4803 |  |
| E1     | 9.800  | 10.00       | 10.200 | 0.3858                | 0.3937 | 0.4016 |  |
| е      |        | 0.500       |        |                       | 0.0197 |        |  |
| k      | 0°     | 3.5°        | 7°     | 0°                    | 3.5°   | 7°     |  |
| L      | 0.450  | 0.600       | 0.75   | 0.0177                | 0.0236 | 0.0295 |  |
| L1     |        | 1.000       |        |                       | 0.0394 |        |  |
| ссс    |        | 0.080       |        |                       | 0.0031 |        |  |
| N      |        |             | Numbe  | r of pins             |        |        |  |
| N      |        |             | 6      | 34                    |        |        |  |

| Table 9. | LQFP64 – 10 x 10 mm | , 64 pin low-profile | quad flat package mechani | cal data |
|----------|---------------------|----------------------|---------------------------|----------|
|----------|---------------------|----------------------|---------------------------|----------|

1. Values in inches are converted from mm and rounded to 4 decimal digits.



## 5.2 Thermal characteristics

The maximum chip-junction temperature,  $T_J$  max, in degrees Celsius, may be calculated using the following equation:

 $T_J max = T_A max + (P_D max \times \Theta_{JA})$ 

Where:

- T<sub>A</sub> max is the maximum ambient temperature in °C,
- $\Theta_{JA}$  is the package junction-to-ambient thermal resistance, in °C/W,
- P<sub>D</sub> max is the sum of P<sub>INT</sub> max and P<sub>I/O</sub> max (P<sub>D</sub> max = P<sub>INT</sub> max + P<sub>I/O</sub>max),
- P<sub>INT</sub> max is the product of I<sub>DD</sub> and V<sub>DD</sub>, expressed in Watts. This is the maximum chip internal power.

P<sub>I/O</sub> max represents the maximum power dissipation on output pins where:

 $\mathsf{P}_{\mathsf{I}/\mathsf{O}} \max = \Sigma (\mathsf{V}_{\mathsf{OL}} \times \mathsf{I}_{\mathsf{OL}}) + \Sigma ((\mathsf{V}_{\mathsf{DD}} - \mathsf{V}_{\mathsf{OH}}) \times \mathsf{I}_{\mathsf{OH}}),$ 

taking into account the actual V\_{OL} / I\_{OL} and V\_{OH} / I\_{OH} of the I/Os at low and high level in the application.

 Table 10.
 Package thermal characteristics

| Symbol        | Parameter  | Value | Unit |
|---------------|--|-------|------|
|               | Thermal resistance junction-ambient<br>LQFP144 - 20 x 20 mm / 0.5 mm pitch | 30    |      |
| $\Theta_{JA}$ | Thermal resistance junction-ambient<br>LQFP100 - 14 x 14 mm / 0.5 mm pitch | 46    | °C/W |
|               | Thermal resistance junction-ambient<br>LQFP64 - 10 x 10 mm / 0.5 mm pitch  | 45    |      |

#### 5.2.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.



#### 5.2.2 Evaluating the maximum junction temperature for an application

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Table 11: STM32F101xF and STM32F101xG ordering information scheme*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature. Here, only temperature range 6 is available (-40 to 85 °C).

The following example shows how to calculate the temperature range needed for a given application, making it possible to check whether the required temperature range is compatible with the STM32F10xxx junction temperature range.

#### **Example: High-performance application**

Assuming the following application conditions:

Maximum ambient temperature  $T_{Amax} = 82$  °C (measured according to JESD51-2), I<sub>DDmax</sub> = 50 mA, V<sub>DD</sub> = 3.5 V, maximum 20 I/Os used at the same time in output at low level with I<sub>OL</sub> = 8 mA, V<sub>OL</sub>= 0.4 V and maximum 8 I/Os used at the same time in output mode at low level with I<sub>OL</sub> = 20 mA, V<sub>OL</sub>= 1.3 V P<sub>INTmax</sub> = 50 mA × 3.5 V= 175 mW

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} + 8 \times 20 \text{ mA} \times 1.3 \text{ V} = 272 \text{ mW}$ This gives:  $P_{INTmax} = 175 \text{ mW}$  and  $P_{IOmax} = 272 \text{ mW}$  $P_{Dmax} = 175 + 272 = 447 \text{ mW}$ 

Thus: P<sub>Dmax</sub> = 447 mW

Using the values obtained in *Table 11* T<sub>Jmax</sub> is calculated as follows:

- For LQFP64, 45 °C/W

T<sub>Jmax</sub> = 82 °C + (45 °C/W × 447 mW) = 82 °C + 20.1 °C = 102.1 °C

This is within the junction temperature range of the STM32F10xxx ( $-40 < T_J < 105 \text{ °C}$ ).

#### Figure 13. LQFP64 P<sub>D</sub> max vs. T<sub>A</sub>





## 6 Part numbering

#### Table 11. STM32F101xF and STM32F101xG ordering information scheme

| Example:  | STM32 F 101 F | F | Т | 6 | xxx |
|---|---------------|---|---|---|-----|
| Device family                                   |               |   |   |   |     |
| STM32 = ARM-based 32-bit microcontroller        |               |   |   |   |     |
| Product type                                    |               |   |   |   |     |
| F = general-purpose                             |               |   |   |   |     |
| Device subfamily                                |               |   |   |   |     |
| 101 = access line                               |               |   |   |   |     |
| Pin count                                       |               |   |   |   |     |
| R = 64 pins                                     |               |   |   |   |     |
| V = 100 pins                                    |               |   |   |   |     |
| Z = 144 pins                                    |               |   |   |   |     |
|   |               |   |   |   |     |
| Flash memory size                               |               |   |   |   |     |
| F = 768 Kbytes of Flash memory                  |               |   |   |   |     |
| G = 1 Mbyte of Flash memory                     |               |   |   |   |     |
| Package   |               |   |   |   |     |
| T = LQFP  |               |   |   |   |     |
| Temperature range                               |               |   |   |   |     |
| 6 = Industrial temperature range, -40 to 85 °C. |               |   |   |   |     |
| Options   |               |   |   |   |     |

xxx = programmed parts

TR = tape and real

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.



## 7 Revision history

| Table 12. | Document revision history |
|-----------|---------------------------|
|           |                           |

| Date        | Revision | Changes  |
|-------------|----------|--|
| 17-Feb-2010 | 1        | Initial release.   |
| 05-Mar-2010 | 2        | LQFP64 package mechanical data updated: see <i>Figure 11: LQFP64 – 10 x 10 mm, 64 pin low-profile quad flat package outline</i> and <i>Table 9: LQFP64 – 10 x 10 mm, 64 pin low-profile quad flat package mechanical data.</i><br>Internal code removed from <i>Table 11: STM32F101xF and STM32F101xG ordering information scheme.</i> |



#### **Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



Doc ID 17143 Rev 2